

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Letters Patent of:
Sanjiv Kapil

Patent No.: 7,263,586

Issued: August 28, 2007

For: CACHE COHERENCY FOR MULTIPLE
INDEPENDENT CACHE OF A DOMAIN

**REQUEST FOR CERTIFICATE OF CORRECTION
PURSUANT TO 37 CFR 1.322**

Attention: Certificate of Correction Branch
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

Upon reviewing the above-identified patent, Patentee noted a typographical error which should be corrected. A listing of the error to be corrected is attached.

The typographical error marked with a "P" on the attached list is an not in the application as filed by applicant. Also given on the attached list are the documents from the file history of the subject patent where the correct data can be found.


The error now sought to be corrected is an inadvertent typographical error the correction of which does not involve new matter or require reexamination.

Transmitted herewith is a proposed Certificate of Correction effecting such corrections. Patentee respectfully solicits the granting of the requested Certificate of Correction.

No fee is believed to be due for the filing of this Request. The Commissioner is authorized to charge any deficiency of up to \$300.00 or credit any excess in this fee to Deposit Account No. 04-0100.

Dated: October 5, 2007

Respectfully submitted,

By  _____
Flynn Barrison

Registration No.: 53,970
DARBY & DARBY P.C.
P.O. Box 770
Church Street Station
New York, New York 10008-0770
(212) 527-7700
(212) 527-7701 (Fax)
Attorneys/Agents For Applicant

**UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION**

PATENT NO. : 7,263,586

Page 1 of 1

APPLICATION NO.: 10/779,839

ISSUE DATE : August 28, 2007

INVENTOR(S) : Kapil

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the face page, in field (57), under "Abstract", in column 2, line 5, after "cache" delete "nits." and insert - - units. - -, therefor.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

David K. Telleson, Esq.

DARBY & DARBY P.C.

1

P.O. Box 770

Church Street Station

New York, New York 10008-0770

Darby & Darby

Issued Patent Proofing Form

File#: 20910/0205502-US0

Note: P = PTO Error

A = Applicant Error

US Serial No.: 10/779,839

US Patent No.: US 7,263,586 B1

Issue Dt.: Aug. 28, 2007

Title: CACHE COHERENCY FOR MULTIPLE INDEPENDENT CACHE OF A DOMAIN

Sr. No.	P/A	Original		Issued Patent		Description Of Error
		Page	Line	Column	Line	
1	P	Page 26 Abstract (02/17/2004)	4 (Abstract of the disclosure)	First Page Col. 2 (Abstract)	5	After "cache" delete "nits." and insert - - units. - -, therefor.



US007263586B1

(12) United States Patent
Kapil**(10) Patent No.: US 7,263,586 B1**
(45) Date of Patent: Aug. 28, 2007**(54) CACHE COHERENCY FOR MULTIPLE INDEPENDENT CACHE OF A DOMAIN****(75) Inventor: Sanjiv Kapil, Sunnyvale, CA (US)****(73) Assignee: Sun Microsystems, Inc., Santa Clara, CA (US)****(*) Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 511 days.**(21) Appl. No.: 10/779,839****(22) Filed: Feb. 17, 2004****(51) Int. Cl.**
G06F 12/00 (2006.01)**(52) U.S. Cl. 711/146; 711/141; 711/144****(58) Field of Classification Search 711/141, 711/144, 146**

See application file for complete search history.

(56) References Cited**U.S. PATENT DOCUMENTS**

5,715,428 A * 2/1998 Wang et al. 711/141
 5,751,983 A * 3/1998 Abrahamson et al. 712/216
 5,805,837 A * 9/1998 Hoover et al. 710/110
 6,604,116 B1 * 8/2003 Gupta 707/200

OTHER PUBLICATIONS

"RM9000k2™ Integrated Multiprocessor", PMC-Sierra, Inc., Burnaby, B.C. Canada, 2001, pp. 1-2.

"L9 Snoop-based Multiprocessor Design", University of Massachusetts, Department of Electrical and Computer Engineering, pp. 1-29, <downloaded from <http://www.eecs.umass.edu/ece/andras/courses/ECB669/L9.pdf> on Jul. 26, 2005>.

Kapil, S. et al., "Gemini: A First Generation Chip MultiThreaded Processor for Network Facing Workloads", <downloaded from <http://www.sun.com/processors/pressreleases> on Jul. 26, 2005>.

* cited by examiner

Primary Examiner—Kimberly McLean-Mayo

(74) Attorney, Agent, or Firm—Darby & Darby P.C.; Thomas R. Marquis

(57) ABSTRACT

Distinguishing between snoops initiated internally with respect to a processing unit and snoops initiated externally with respect to a processing unit allows maintenance of cache coherency for a processing unit with multiple independent cache units. A processing unit with multiple independent cache units, issues an externally initiated snoop to its cache units. Responses from the multiple independent cache units are the basis for a unified response provided to at least the initiator of the external snoop. An internally initiated snoop is communicated to the host system, and communicated to peer cache unit(s) within the processing unit.

26 Claims, 16 Drawing Sheets